



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/392,034	09/08/1999	FERNANDO GONZALEZ	2269-6981.2US (96-0723.0)	9481
24247	7590	08/28/2006	EXAMINER	
TRASK BRITT P.O. BOX 2550 SALT LAKE CITY, UT 84110			MAI, ANH D	
			ART UNIT	PAPER NUMBER
			2814	

DATE MAILED: 08/28/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

6/2

Office Action Summary	Application No. 09/392,034	Applicant(s) GONZALEZ ET AL.	
	Examiner Anh D. Mai	Art Unit 2814	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 18 July 2006.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1,3-22,24-27,31-40,42 and 43 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1,3-22,24-27,31-40,42 and 43 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114 was filed in this application after appeal to the Board of Patent Appeals and Interferences, but prior to a decision on the appeal. Since this application is eligible for continued examination under 37 CFR 1.114 and the fee set forth in 37 CFR 1.17(e) has been timely paid, the appeal has been withdrawn pursuant to 37 CFR 1.114 and prosecution in this application has been reopened pursuant to 37 CFR 1.114. Applicant's submission filed on July 18, 2006 has been entered.

Status of the Claims

2. Amendment filed July 18, 2006 has been entered. Claims 1, 3-22, 24-27, 31-40, 42 and 43 have been amended. Claims 1, 3-22, 24-27, 31-40, 42 and 43 are pending.

Specification

3. The correction made to the specification has been accepted and entered.

Claim Rejections - 35 USC § 112

The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

4. Claims 9,10, 12 and 13 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the

Art Unit: 2814

relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention.

With respect to claims 9, 10, 12 and 13, there does not appear to be a written description of the claim limitation “removing the first dielectric layer using an etch recipe that etches the *first dielectric layer faster than the conformal layer and the spacers* by a ratio in a range about 1:1 to about 2:1; or 1.3:1 to about 1.7:1” in the application as filed.

PLEASE NOTE: the specification on page 14 discloses: “A first preferred selectivity of an etch recipe used in the inventive method is in the range of about 1:1 to 2:1, wherein **isolation film 36** (claimed as conformal layer) **is removed faster** as compared to **insulator island** (claimed as first dielectric layer). A more preferred selectivity is in the range of about 1.3:1 to about 1.7:1. A most preferred selectivity is about 1.5:1. Planarization also requires the etch recipe to remove **spacer 28** slightly faster than **insulator island 22**. Preferably, spacer 28 and insulator film 36 are made from the same material such that the etch will be substantially uniform as to the selectivity thereof with respect to spacer 28 and isolation film 36 over insulator island 22. (Emphasis added).

Applicant must provide support for or cancel the new matters.

With respect to claim 21, there does not appear to be a written description of the claim limitation “**further comprising**, prior to filling each the isolation trench with the conformal third layer, forming a liner upon a sidewall of each the isolation trench” in the application as filed.

Claim 18 recites: “**rounding the top edges** of each the isolation trenches”

Art Unit: 2814

According the specification, **page 12**, thermal oxidizing the substrate forms the liner and rounding of the top edges *at the same time*. Therefore, by claiming **rounding the top edges**, the limitation of claim 18, implicitly includes the liner.

Claim 21, however, adding “further comprising...forming a liner” means additional process other than that of thermal oxidation.

Applicant must provide support for two process steps that rounding the top edges and forming the liner separately.

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

5. Claims 9, 10, 12 and 13 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

As discussed above, the limitations of these claims are contradicting what has been disclosed, therefore, the claims are indefinite. See claim 26.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Art Unit: 2814

6. Claims 1, 3-22, 24-26 and 31-34 are rejected under 35 U.S.C. 103(a) as being unpatentable over Omid-Zohoor et al. (U.S. Patent No. 6,097,072) in view of Poon et al. (U.S. Patent No. 5,387,540) all of record.

With respect to claim 1, Omid-Zohoor '072 teaches a method of forming a microelectronic structure substantially as claimed including:

forming an oxide layer (340) upon a semiconductor substrate (120);

forming a first dielectric layer (344) upon the oxide layer (340);

selectively removing the first dielectric layer (344) to exposed the oxide layer (340) at a plurality of areas;

forming a second dielectric layer (352) over the oxide layer (340) and the first dielectric layer (344), wherein forming the second dielectric layer (352) includes forming the second dielectric layer (352) over and in contact with the exposed oxide layer (340) at the plurality of areas;

selectively removing the second dielectric layer (352) to form a plurality of spacers (356) from the second dielectric layer (352), wherein each spacer (356) is situated upon the oxide layer (340), is in contact with the first dielectric layer (344), and is adjacent to an area of the plurality of areas;

forming a plurality of isolation trenches (360) extending below the oxide layer (340) into the semiconductor substrate (120), wherein each the isolation trench (360) is adjacent to and below the pair of the spacers (356) and is situated at a corresponding area of the plurality of areas, and wherein each isolation trench (360) has a top edge;

filling each isolation trench (360) with a conformal layer (364), the conformal layer extending above the oxide layer (340) in contact with a corresponding pair of the spacers (356), wherein the filling is performed by depositing the conformal layer (364), and the depositing is carried out to the extent of filling each isolation trench (360) and extending over the spacers (356) and over the first dielectric layer (344) so as to define an upper surface contour of the conformal layer (364); and

directly planarizing the conformal layer (364) beginning with the upper surface contour of the conformal layer (364) and extending at least to the first dielectric layer (344) and each spacer (356) to form therefrom an upper surface for each isolation trench (376) that is co-planar to the other upper surfaces;

wherein the conformal layer (364) comprises a material that is electrically insulative extends continuously between and within the plurality of isolation trenches (360). (See Figs. 3A-M).

Thus, Omid-Zohoor '072 is shown to teach all the features of the claim with the exception of forming a liner upon the sidewall of each isolation trench.

However, Poon teaches that it is well known in the art to form a liner (28) upon the sidewall of each isolation trench (22) to remove damage caused by the trench-etch. (See Fig. 4).

Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention was made to form the liner upon the sidewall of each isolation trench of Omid-Zohoor '072 as taught by Poon to remove the damage caused by the trench-etch.

Note that, the planarization of Omid-Zohoor '072 is directly planarizing beginning with the upper surface contour of the conformal layer (364). (See Fig. 3K-M).

With respect to claim 3, the liner (28) of Poon is thermally grown oxide of the semiconductor substrate.

With respect to claim 4, the liner (28) of Poon comprises deposition of a composition of matter (50). (See Fig. 11).

With respect to claim 5, Omid-Zohoor '072 is shown to teach all the features of the claim with the exception of further includes forming a doped region below the termination of each isolation trench.

However, Poon further teaches forming a doped region (30) below the termination of each isolation trench (22) within the semiconductor substrate (12). (See Fig. 4).

Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention to further form a doped region below the termination of each isolation trench within the semiconductor substrate of Omid-Zohoor as taught by Poon to prevent the field inversion.

With respect to claim 6, the upper surface for each isolation trench (376) of Omid-Zohoor '072 is formed by CMP. (See Fig. 3M, col. 4, ll. 47-62).

With respect to claim 7, Omid-Zohoor '072 teaches a method of forming a microelectronic structure substantially as claimed including:

forming an oxide layer (340) upon a semiconductor substrate (120);

Art Unit: 2814

forming a first dielectric layer (344) upon the oxide layer;

selectively removing the first dielectric layer (344) to exposed the oxide layer (340) at a plurality of areas;

forming a second dielectric layer (352) conformally over the oxide layer (340) and the first dielectric layer (344);

selectively removing the second dielectric layer (352) to form a plurality of spacers (356) from the second dielectric layer, wherein each spacer (356) is situated upon the oxide layer (340), is in contact with the first dielectric layer (344), and is adjacent to an area of the plurality of areas;

forming a plurality of isolation trenches (360) extending below the oxide layer (340) into the semiconductor substrate (120), wherein each the isolation trench is adjacent to and below the pair of the spacers (356) and is situated at the corresponding area of the plurality of areas and wherein each isolation trench has an edge;

filling each the isolation trench (360) with a conformal layer (364), the conformal layer extending above the oxide layer (340) in contact with the corresponding pair of the spacers (356), wherein filling is performed by depositing the conformal layer and the depositing is carried out to the extent of filling each of the isolation trench (360) and extending over the spacers (356) and over the first dielectric layer (344) to a first thickness (see Fig. 3L) of the conformal layer (364) relative to the spacers (356) and the first dielectric layer (344);

planarizing the first thickness of the conformal layer (364) to a second reduced thickness in a single step to form therefrom an upper surface for each of the isolation trench (360) that is co-planar to the other upper surfaces, (see Fig. 3L-M), wherein:

the conformal layer (364) comprises a material that is electrically insulative and extends continuously between and within the plurality of isolation trenches (360);

the conformal layer (364) and the spacers (356) form the upper surface for each isolation trench, each upper surface being formed from the conformal layer (364) and the spacer (356) and being situated above the oxide layer (340); and

the first dielectric layer (344) is in contact with at least a pair of the spacers (356) and the oxide layer (340). (See Figs. 3A-M).

Thus, Omid-Zohoor '072 is shown to teach all the features of the claim with the exception of rounding the top edge of each of the isolation trenches.

However, Poon teaches that it is well known in the art to form a liner (28) upon the sidewall of each isolation trench (22) to remove damage caused by the trench-etch, the formation of the liner inherently rounding the top edge of the isolation trenches.

Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention was made to form the liner upon the sidewall of each isolation trench of Omid-Zohoor '072 as taught by Poon to remove the damage caused by the trench-etch while rounding of the top edge reduces leakage current. These are well known in the art. See Wolf et al. of record.

With respect to claim 8, the method of Omid-Zohoor '072 further includes:

removing the oxide layer (340) upon a portion of the surface of semiconductor substrate (120); (Fig. 3O); and

Art Unit: 2814

forming a gate oxide layer (380) upon the portion of the surface of the semiconductor substrate. (See Fig. 3P).

With respect to claims 9 and 10, as best understood by the examiner, the method of Omid-Zohoor '072 further include removing the first dielectric layer (344) using an etch recipe that etches the first dielectric layer (344) faster than the conformal layer (364) and the spacers (356). (See Fig. 3N).

With respect to claim 11, the upper surface for each isolation trench (376) of Omid-Zohoor '072 is formed including:

chemical mechanical planarization, CMP, wherein the conformal layer (364), the spacers (356), and the first dielectric layer (344) form a planar first upper surface; (Fig. 3M); and

an etch that forms a second upper surface, the second upper surface being situated above the pad oxide layer (340). (Fig. 3N).

With respect to claims 12 and 13, as best understood by the examiner, the etch that forms a second upper surface uses an etch recipe that etches the first dielectric layer (344) faster than the conformal layer (364) and the spacers (356).

With respect to claim 14, Omid-Zohoor '072 teaches a method of forming a microelectronic structure substantially as claimed including:

forming an oxide layer (340) upon a semiconductor substrate (120);

forming a silicon nitride layer (344) upon the oxide layer (340);

Art Unit: 2814

selectively removing the silicon nitride layer (344) to exposed the oxide layer (340) at a plurality of areas;

forming a first silicon dioxide layer (352) over the oxide layer (340) and the silicon nitride layer (344), wherein the forming of the first silicon dioxide layer (352) includes forming a first silicon dioxide layer (252) on and in contact with the exposed oxide layer (340) at the plurality of areas;

selectively removing the first silicon dioxide layer (352) to form a plurality of spacers (356) from the first silicon dioxide layer (352), wherein each spacer (356) is situated upon the oxide layer (340), is in contact with the silicon nitride layer (344), and is adjacent to an area of the plurality of areas;

forming a plurality of isolation trenches (360) extending below the oxide layer (340) into and terminating within the semiconductor substrate (120), wherein each isolation trench (360) is adjacent to and below a pair of the spacers (356) and is situated at a corresponding area of the plurality of areas, and wherein each isolation trench has a top edge;

filling each isolation trench (360) with a conformal second silicon dioxide layer (364), the conformal second silicon dioxide layer within each isolation trench extending above the oxide layer (340) in contact with a corresponding pair of the spacers (356), wherein the filling is performed by depositing the conformal second silicon dioxide layer (364), and the depositing is carried out to the extent of filling each isolation trench (360) and extending over the spacers (356) and the silicon nitride layer (344); and

selectively removing the conformal second silicon dioxide layer (364) and the spacers (356) to form an upper surface for each isolation trench that is co-planar to the other upper

Art Unit: 2814

surfaces and being situated above the oxide layer (340), wherein the conformal second silicon dioxide layer (364) is an electrically insulative extends continuously between and within the plurality of isolation trenches, and wherein the selectively removing is performed directly on the conformal second silicon dioxide layer (364) in the absence of masking the conformal second dioxide layer (364) over each isolation trench. (See Figs. 3A-M).

Thus, Omid-Zohoor '072 is shown to teach all the features of the claim with the exception of forming a corresponding electrically active region below the termination of each isolation trench and forming a liner upon the sidewall of each isolation trench.

However, Poon teaches a method of forming a microelectronic structure including: forming a corresponding electrically active region (30) below the termination of each isolation trench (22) within the semiconductor substrate (12); and forming liner (28) upon the sidewall of each isolation trench, the liner being confined preferentially within each isolation trench and extending from the interface thereof with the oxide layer (14) to the termination of isolation trench within the semiconductor substrate (12). (See Figs. 3-4).

Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention to form the corresponding electrically active region below the termination of each isolation trench and the liner upon the sidewall of each isolation trench of Omid-Zohoor '072 as taught by Poon to remove the damage caused by the trench-etch and to prevent field inversion. These are well known in the art. See Wolf et al..

With respect to claim 15, the liner (28) of Poon is a thermally grown oxide of the semiconductor substrate.

With respect to claim 16, the liner of Poon is also composed of silicon nitride (50). (See Fig. 12).

With respect to claim 17, the process of Omid-Zohoor '072 further includes:
removing the oxide layer (340) upon a portion of the surface of the semiconductor substrate (120); (Fig. 3O); and
forming a gate oxide layer (380) upon the portion of the surface of semiconductor substrate (120). (See Fig. 3P).

With respect to claims **18** and **24**, Omid-Zohoor '072 teaches a method of forming a microelectronic structure substantially as claimed including:

forming an oxide layer upon a semiconductor substrate (120);
forming polysilicon layer upon the oxide layer; (see col. 4, ll. 14-16);
forming a first dielectric layer (344) upon the polysilicon layer;
selectively removing the first dielectric layer (344) to exposed the oxide layer at a plurality of areas;
forming a second dielectric layer (352) conformally over the oxide layer, the polysilicon layer, and the first dielectric layer (344), wherein forming the second dielectric layer (352) includes forming the second dielectric layer (352) on and in contact with the exposed oxide layer at the plurality of areas;

selectively removing the second dielectric layer (352) to form a plurality of spacers (356) from the second dielectric layer, wherein each spacer is situated upon the oxide layer, is in contact with both polysilicon layer and the first dielectric layer (344), and is adjacent to an area of the plurality of areas;

forming a plurality of isolation trenches (360) extending below the oxide layer and from top edges into and terminating within the semiconductor substrate (120), wherein each isolation trench is adjacent to and below a pair of the spacers (356) and is situated at a corresponding area of the plurality of areas;

filling each isolation trench (360) with a conformal third layer (364), the conformal third layer extending above the oxide layer in contact with a corresponding pair of the spacers (356), wherein filling is performed by depositing the conformal third layer (364), and depositing is carried out to the extent of filling each isolation trench (360) and extending over the spacers (356) and over the first dielectric layer (344);

planarizing the conformal third layer (364) to form therefrom an upper surface for each isolation trench that is co-planar to the other upper surface comprising directly planarizing the conformal third layer (364) and each of the spacers (356) to form therefrom the co-planar upper surfaces in the absence of masking the conformal third layer over each of the isolation trenches;

wherein the conformal third layer (364) is an electrically insulative extends continuously between and within the plurality of isolation trenches; and

wherein the microelectronic structure is defined at least in part by the plurality of spacers (356), the conformal third layer (364), and the plurality of isolation trench. (See Figs. 3A-M).

Thus, Omid-Zohoor '072 is shown to teach all the features of the claim with the exception of rounding the top edge of each of the isolation trenches.

However, Omid-Zohoor '104 teaches that it is well known in the art to form a liner (58a) upon the sidewall of each isolation trench remove damage caused by the trench-etch, the formation of the liner inherently rounding the top edge of the isolation trenches. (See Fig. 3H).

Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention to form the liner upon the sidewall of each isolation trench of Omid-Zohoor '072 as taught by Omid-Zohoor '104 to remove the damage caused by the trench-etch while rounding of the top edge reduces leakage current. These are well known in the art. See Wolf et al..

Although Omid-Zohoor '072 does not explicitly disclose removing the polysilicon layer to expose the oxide layer.

However, Omid-Zohoor clearly teaches that a thin thermally-grown silicon oxide and a buffer polysilicon layer may be used for the pad oxide 340. (See col. 4, lines 14-16). Also, Omid-Zohoor clearly intended for the spacers (356) to be formed on the thermally-grown oxide layer (34). (See Figs. 3E-H).

Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention to remove the first dielectric layer (344) and the polysilicon layer to expose the oxide layer as shown in Fig. 3E, without departing from the scope of Omid-Zohoor's invention, to form a T-shape isolation.

With respect to claim 19, the upper surface for each isolation trench (376) of Omid-Zohoor '072 is formed by CMP.

With respect to claim 20, in view of Poon, the process further comprises forming a doped region below the termination of each isolation trench within the semiconductor substrate. (See claim 5 above).

With respect to claim 21, the process of Omid-Zohoor '072, in view of Poon, comprises: prior to filling each isolation trench with the conformal third layer, forming a liner (28) upon the sidewall of the isolation trench to remove damage caused by the trench etch, the liner (28) being confined preferentially within each isolation trench (Fig. 4) and extending from an interface thereof with the oxide layer (14) to the termination of the isolation trench (22) within the semiconductor substrate, and wherein the conformal third layer (364) is composed of electrically insulative material.

With respect to claim 22, the liner (28) of Poon is a thermally grown oxide of the semiconductor substrate.

With respect to claim **25**, as best understood by examiner, Omid-Zohoor '072 teaches a method of forming a microelectronic structure substantially as claimed including:

- forming an oxide layer upon a semiconductor substrate (120);
- forming polysilicon layer upon the oxide layer; (see col. 4, ll. 14-16);
- forming a first dielectric layer (344) upon the polysilicon layer;
- selectively removing the first dielectric layer (344) to exposed the oxide layer at a plurality of areas;

forming a second dielectric layer (352) conformally over the oxide layer, the polysilicon layer, and the first dielectric layer (344), wherein the forming a second dielectric layer (352) includes forming a second dielectric layer (352) on and in contact with the exposed oxide layer at the plurality of areas;

selectively removing the second dielectric layer (352) to form a plurality of spacers (356) from the second dielectric layer, wherein each spacer is situated upon the oxide layer, is in contact with both polysilicon layer and the first dielectric layer (344), and is adjacent to an area of the plurality of areas;

forming a plurality of isolation trenches (360) extending below the oxide layer and from top edges into and terminating within the semiconductor substrate (120), wherein each isolation trench of the plurality of isolation trenches is adjacent to and below a pair of the spacers (356) and is situated at a corresponding area of the plurality of areas;

filling each isolation trench (360) with a conformal third layer (364), the conformal third layer having a top surface and extending above the oxide layer in contact with a corresponding pair of the spacers (356), wherein the filling is performed by depositing the conformal third layer (364), and the depositing is carried out to the extend of filling each isolation trench (360) and extending over the spacers (356) and over the first dielectric layer (344);

planarizing the conformal third layer (364) to form therefrom an upper surface for each isolation trench that is co-planar to the other upper surface, wherein the planarizing the conformal third layer (364) is performed directly on the top surface of the conformal third layer and in the absence of masking the conformal third layer (364) over each of the plurality of isolation trenches;

Art Unit: 2814

exposing the oxide layer (340) upon a portion of the surface of the semiconductor substrate (120);

forming a gate oxide layer (380) upon the portion of the surface of the semiconductor substrate (120);

forming in between the isolation trench, and confined in the space therebetween, a layer composed of polysilicon upon the oxide layer in contact with the pair of the spacers (356); and

selectively removing the conformal third layer (364), the spacers (356) and the layer composed of polysilicon to form a portion of at least one of the upper surfaces;

wherein the conformal third layer comprises a material that is electrically insulative extends continuously between and within the plurality of isolation trenches. (See Fig. 3A-M).

With respect to rounding the top edge of each isolation trenches, the similar reason as that of claims 18 and 24 is also applied here.

With respect to removing the polysilicon layer to expose the oxide layer, the similar reason as that of claims 18 and 24 is also applied here.

With respect to claim **26**, as best understood by examiner, Omid-Zohoor '072 teaches a method of forming a microelectronic structure substantially as claimed including:

forming an oxide layer upon a semiconductor substrate (120);

forming polysilicon layer upon the oxide layer; (see col. 4, ll. 14-16);

forming a first dielectric layer (344) upon the polysilicon layer;

selectively removing the first dielectric layer (344) to exposed the oxide layer at a plurality of areas;

forming a second dielectric layer (352) conformally over the oxide layer, the polysilicon layer, and the first dielectric layer (344), wherein the forming a second dielectric layer (352) includes forming a second dielectric layer (352) on and in contact with the exposed oxide layer at the plurality of areas;

selectively removing the second dielectric layer (352) to form a plurality of spacers (356) from the second dielectric layer, wherein each spacer of the plurality of spacers is upon the oxide layer, is in contact with both polysilicon layer and the first dielectric layer (344), and is adjacent to an area of the plurality of areas;

forming a plurality of isolation trenches (360) extending below the oxide layer and from top edges into and terminating within the semiconductor substrate (120), wherein each isolation trench of the plurality of isolation trenches is adjacent to and below a pair of the spacers (356) and is situated at a corresponding area of the plurality of areas;

filling each isolation trench (360) with a conformal third layer (364), the conformal third layer extending above the oxide layer in contact with a corresponding pair of the spacers (356), wherein the filling is performed by depositing the conformal third layer (364), and the depositing is carried out to the extend of filling each isolation trench (360) and extending over the spacers (356) and over the first dielectric layer (344);

planarizing the conformal third layer (364) in a single step by an etch using an etch recipe that etches the conformal third layer (364) and the spacers (356) faster than first dielectric layer (344) by a ratio in a range from about 1:1 to about 2:1 to form therefrom an upper surface for

Art Unit: 2814

each isolation trench that is co-planar to the other upper surface, wherein the planarizing the conformal third layer (364) is performed in the absence of masking the conformal third layer (364) over each of the isolation trenches;

wherein the conformal third layer (364) comprises a material that is electrically insulative extends continuously between and within the plurality of isolation trenches; and

wherein the microelectronic structure is defined at least in part by the plurality of spacers (356), the conformal third layer (364) and the plurality of isolation trenches. (See Figs. 3A-M).

With respect to rounding the top edge of each isolation trenches, the similar reason as that of claims 18 and 24 is also applied here.

With respect to removing the polysilicon layer to expose the oxide layer, the similar reason as that of claims 18 and 24 is also applied here.

Regarding the etch ratio in the range from about 1:1 to about 2:1, since the etch of Omid-Zohoor result in a planar surface, Fig. 3M, the etch ratio is at least 1:1.

With respect to claim **31**, as best understood by examiner, Omid-Zohoor '072 teaches a method of forming a microelectronic structure substantially as claimed including:

- forming a pad oxide layer upon a semiconductor substrate (120);
- forming polysilicon layer upon the oxide layer; (see col. 4, ll. 14-16);
- forming a silicon nitride layer (344) upon the polysilicon layer;
- selectively removing the silicon nitride layer (344) to exposed the pad oxide layer at a plurality of areas;

Art Unit: 2814

forming a first silicon dioxide layer (352) conformally over the pad oxide layer and over the silicon nitride layer (344), wherein the forming of the first silicon dioxide layer (352) includes forming the first silicon dioxide layer (352) on and in contact with the exposed oxide layer at the plurality of areas;

selectively removing the first silicon dioxide layer (352) to form a plurality of spacers (356) from the first silicon dioxide layer, wherein each spacer (356) of the plurality of spacers is situated upon the pad oxide layer, is in contact with the silicon nitride layer (344) and the polysilicon layer, and is adjacent to an area of the plurality of areas;

forming a plurality of isolation trenches (360) extending below the oxide layer and from top edges into and terminating within the semiconductor substrate (120), wherein each isolation trench of the plurality of isolation trenches is adjacent to and below a pair of the spacers (356) and is situated at a corresponding area of the plurality of areas;

filling each isolation trench (360) with a conformal second layer (364), the conformal second layer extending above the pad oxide layer in contact with a corresponding pair of the spacers (356), wherein the filling is performed by depositing the conformal second layer (364), and the depositing is carried out to the extend of filling each isolation trench (360) and extending over the spacers (356) and over the silicon nitride layer (344); and

planarizing the conformal second layer (364) and each of the spacers (356) to form therefrom an upper surface for each isolation trench that is co-planar to the other upper surface and is situated above the pad oxide layer (340), wherein the planarizing is performed in a single step and in the absence of masking the conformal second layer (364) over each of the isolation trenches;

wherein the conformal second layer (364) comprises a material that is electrically insulative extends continuously between and within the plurality of isolation trenches. (See Figs. 3A-M).

Thus, Omid-Zohoor '072 is shown to teach all the features of the claim with the exception of forming a corresponding doped region below the termination of each isolation trench and forming a liner upon the sidewall of each isolation trench.

However, Poon teaches a method of forming a microelectronic structure including: forming a corresponding doped region (30) below the termination of each isolation trench (22) within the semiconductor substrate (12); and forming liner (28) upon the sidewall of each isolation trench, the formation of the liner (28) inherently results in rounding of the top edge of the isolation trench. (See Figs. 3-4).

Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention to form the corresponding electrically active region below the termination of each isolation trench and the liner upon the sidewall of each isolation trench of Omid-Zohoor '072 as taught by Poon to remove the damage caused by the trench-etch and to prevent field inversion. These are well known in the art. See Wolf et al..

With respect to removing the silicon nitride layer and the polysilicon layer to expose the oxide layer, the similar reason as that of claims 18 and 24 is also applied here.

With respect to claim 32, the liner (28) of Poon is a thermally grown oxide of the semiconductor substrate and the conformal second layer (364) of Omid-Zohoor is composed of an electrically insulative material.

With respect to claim 33, in view of Poon, the liner is also composed of silicon nitride (50) and the conformal second layer of Omid-Zohoor or Poon is composed of an electrically insulative material.

With respect to claim 34, as best understood by the examiner, the method of Omid-Zohoor further comprises: (also see claim 25):

exposing the oxide layer (340) upon a portion of the surface of the semiconductor substrate (120); (see Fig. 3N);

forming a gate oxide layer (380) upon the portion of the surface of the semiconductor substrate (120); (see Fig. 3P);

forming between the isolation trenches (360), and confined in the space therebetween, a layer composed of polysilicon upon the oxide layer in contact with the pair of the spacers (356); and

selectively removing the layer composed of polysilicon to form a portion of at least one of the upper surfaces. (See Fig. 3N).

7. Claim 27 is rejected under 35 U.S.C. 103(a) as being unpatentable over Omid-Zohoor '072 and Poon as applied to claim 26 above, and further in view of Miyashita et al. (U.S. Patent No. 6,069,083).

Omid-Zohoor teaches planarizing the conformal third layer (364) in a single-step by an etch using an etch recipe that etches the conformal third layer (364) and the spacers (356) faster than the first dielectric layer (344).

Thus, Omid-Zohoor is shown to teach all the features of the claim with the exception of explicitly utilizing an ratio in the range from about 1.3:1 to about 1.7:1.

However, Miyashita teaches planarizing the conformal layer (6) in a single-step by an etch using an etch recipe that etches the conformal layer (6) faster than the first dielectric layer (2) by a ratio in a range from about 1 (1:1) to about 3 (3:1), which encompasses the claimed range.

Note that the specification contains no disclosure of either the *critical nature of the claimed etch ratios* of any unexpected results arising therefrom. Where patentability is aid to based upon particular chosen dimension or upon another variable recited in a claim, the Applicant must show that the chosen dimension are critical. *In re Woodruff*, 919 F.2d 1575, 1578, 16 USPQ2d 1934, 1936 (Fed. Cir. 1990).

Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention was made to planarize the conformal third layer of Omid-Zohoor '072 utilizing an etch ratio as taught by Miyashita to form the upper surface of the microelectronic structure.

8. Claims 35-40, 42 and 43 are rejected under 35 U.S.C. 103(a) as being unpatentable over Omid-Zohoor '072 in view of Wolf *Silicon Processing for the VLSI Era*, Vol. 2, pp. 54-55, all of record.

Art Unit: 2814

With respect to claim 35, as best understood by the examiner, Omid-Zohoor teaches a method of forming a microelectronic structure substantially similar as claimed including:

providing a semiconductor substrate (120) having a top surface with an oxide layer thereon;

forming a polysilicon layer upon the oxide layer; (col. 4, ll.14-16);

forming a first layer (344) upon the polysilicon layer;

selectively removing the first layer (344) and the polysilicon layer to expose the oxide layer at a plurality areas;

forming a plurality of isolation trenches (360) through the exposed oxide layer at the plurality of areas, wherein an electrically insulative material (364) extends continuously between and within the plurality of isolation trenches, each isolation trench (360):

having a spacer (356) composed of a dielectric material upon the oxide layer in contact with the first layer (344) and the polysilicon layer;

extending from an opening thereto at the top surface of the semiconductor substrate and below the oxide layer into and terminating within the semiconductor substrate adjacent to and below the spacer;

having a second layer (364) including a top surface and filling the isolation trench (360) and extending above the oxide layer in contact with the spacer (356), wherein the filling is performed by depositing the second layer, and depositing is carried out to the extent of filling each isolation trench (360) and extending over the spacers (356) and over the first layer (344);

having a top edge; and

having a planar upper surface formed from the second layer (364) and the spacer (356) and being situated above the oxide layer, wherein the planar upper surface is formed by planarizing the top surface of the second layer in the absence of masking the second layer over each of the isolation trenches; and wherein the microelectronic structure is defined at least in part by the plurality of spacers (356), the second layer (364), and the plurality of isolation trenches (360). (See Figs. 3A-M).

Thus, Omid-Zohoor is shown to teach all the features of the claim with the exception of having the top edge of the isolation trench being rounded.

However, Wolf teaches that it is well known in the art to form a rounded top edge of the isolation trench by forming a thermal liner.

Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention to form the isolation trench of Omid-Zohoor '072 having top edge that is rounded as taught by Wolf to remove damage caused by the trench etch while rounding the top edge in the process.

With respect to selectively removing the first layer and the polysilicon layer to exposed the oxide layer, the similar reason as that of claims 18 and 24 is also applied here.

With respect to claim 36, Wolf further teaches:

doping the semiconductor substrate with a dopant having a first conductivity type (n);

doping the semiconductor substrate below each isolation trench with a dopant having a second conductivity type (p) opposite the first conductivity type (n) to form a doped trench bottom that is below and in contact with a respective one of each isolation trench to prevent field inversion. (See Fig. 2-37).

With respect to claim 37, the doped trench bottom of Wolf has a width which is greater than the width of the respective isolation trench. (See Fig. 2-37).

With respect to claim 38, Omid-Zohoor '072 teaches a method for forming a microelectronic structure substantially as claimed including:

providing a semiconductor substrate (120) having a top surface with an oxide layer (340) thereon; (Fig. 3B);

forming a first layer (344) upon the oxide layer (340); (Fig. 3C);

selectively removing the first layer (344) to expose the oxide layer (340) at a plurality of areas; (Fig. 3E);

forming a plurality of isolation trenches (360) through the oxide layer (340) at the plurality of areas, wherein an electrically insulative material (364) extends continuously between and within the plurality of isolation trench, each isolation trench (360):

having a spacer (356) composed of dielectric material upon the oxide layer (340) in contact with the first layer (344); (Fig. 3H);

extending from an opening thereto at top surface of the semiconductor substrate (120) and below the oxide layer (340) into and terminating within the semiconductor substrate adjacent to and below the spacer (356); (Fig. 3I);

having a second layer (364) filling the isolation trench (360) and extending above the oxide layer (340) in contact with the spacer (356), wherein the filling is performed by depositing the second layer (364), and the depositing is carried out to the extend of filling each isolation trench and extending over the spacer (356) and over the first layer (344); (Fig. 3J);

having a top edge; and

having a planar upper surface formed from the second layer (364) and the spacer (356) and being situated above the oxide layer (340); wherein the planar upper surface is formed by planarizing in the absence of masking the second layer (364) over each of the isolation trench; (Fig. 3M); and

wherein the microelectronic structure is defined at least in part by the plurality of spacers (356), the second layer (364), and the plurality of isolation trenches. (See Figs. 3A-M).

With respect to the isolation trench having top edge being rounded, a similar reason as that of claim 35 is also applied here.

With respect to claim 39, Wolf further teaches:

doping the semiconductor substrate with a dopant having a first conductivity type (n-type);

doping the semiconductor substrate below each isolation trench with a dopant having a second conductivity type (p-type) opposite the first conductivity type (n-type) to form a doped

Art Unit: 2814

trench bottom that is below and in contact with a respective one of isolation trenches. (See Fig. 2-37).

With respect to claim 40, the doped trench bottom of wolf has a width which is greater than the width of the respective isolation trench. (See Fig. 2-37).

With respect to claim 42, as best understood by the examiner, Omid-Zohoor '072 teaches a method for forming a microelectronic structure substantially similar as claimed including:

providing a semiconductor substrate (120) having a top surface with an oxide layer thereon;

forming a polysilicon layer upon the oxide layer; (col. 4, ll. 14-16);

forming a first layer (344) upon the polysilicon layer;

forming a first isolation structure including:

a first spacer (356) composed of a dielectric material upon the oxide layer in contact with the first layer (344) and the polysilicon layer;

a first isolation trench (360) extending from an opening thereto at the top edges at the top surface of the semiconductor substrate (120) and below the oxide layer (340) into and terminating within the semiconductor substrate adjacent to and below the first spacer (356), wherein the first spacer is situated on a side of the first isolation trench, and wherein the first isolation trench has a top edge;

a second spacer (356) composed of a dielectric material upon the oxide layer in contact with the first layer, the second spacer being situated on a side of the first isolation trench opposite the side of the first spacer;
forming a second isolation structure including:

a first spacer (356) composed of a dielectric material upon the oxide layer in contact with the first layer (344) and the polysilicon layer;

a first isolation trench (360) extending from an opening thereto at the top edges at the top surface of the semiconductor substrate (120) and below the oxide layer (340) into and terminating within the semiconductor substrate adjacent to and below the first spacer (356), wherein the first spacer is situated on a side of the first isolation trench, and wherein the first isolation trench has a top edge;

a second spacer (356) composed of a dielectric material upon the oxide layer in contact with the first layer, the second spacer of the second isolation structure being situated on a side of the first isolation trench opposite the side of the first spacer of the second isolation structure;

forming an active area located within the semiconductor substrate between the first and second isolation structures;

forming a conformal second layer (364), composed of an electrically insulative material, filling the first and second isolation trenches and extending continuously therebetween and above the oxide layer in contact with the first and second spacers (356) of the respective first and second isolation structures (360), wherein filling is performed by depositing the conformal

Art Unit: 2814

second layer (364), and the depositing is carried out to the extent of filling each isolation trenches and extending over the spaces (356) and the first layer (344); and

forming with a single etch recipe the absence of a mask a planar upper surface from the conformal second layer (364) and the first and second spacers (356) of the respective first and second isolation structures and being situated above the oxide layer; and

wherein the microelectronic structure is defined at least in part by the active area, the conformal second layer (364), and the first and second isolation trenches. (See Figs. 3A-M).

With respect to rounding the top edge of the isolation trench, a similar reason as that of claim 35 is also applied here.

With respect to claim 43, as best understood by the examiner, Omid-Zohoor teaches a method for forming a microelectronic structure substantially similar as claimed including:

providing a semiconductor substrate (120) having a top surface with an oxide layer (340) thereon;

forming a first layer (344) upon the oxide layer;

forming a first isolation structure including:

a first spacer (356) composed of a dielectric material upon the oxide layer (340) in contact with the first layer (344);

a first isolation trench (360) extending from an opening thereto at the top surface of the semiconductor substrate (120) and below the oxide layer (340) into and terminating within the semiconductor substrate adjacent to and below the first spacer

(356), wherein the first spacer is situated on a side of the first isolation trench, and wherein the first isolation trench has a top edge; and

a second spacer (356) composed of a dielectric material upon the oxide layer (340) in contact with the first layer, the second spacer being situated on a side of the first isolation trench opposite the side of the first spacer; forming a second isolation structure including:

a first spacer (356) composed of a dielectric material upon the oxide layer in contact with the first layer (344);

a first isolation trench (360) extending below the oxide layer (340) into and terminating within the semiconductor substrate adjacent to and below the first spacer (356), wherein the first spacer of the second isolation structure is situated on a side of the first isolation trench, and wherein the first isolation trench has a top edge; and

a second spacer (356) composed of a dielectric material upon the oxide layer (340) in contact with the first layer, the second spacer of the second isolation structure being situated on a side of the first isolation trench opposite the side of the first spacer of the second isolation structure;

forming an active area located within the semiconductor substrate between the first and second isolation structures;

forming a conformal second layer (364) having a top surface, composed of an electrically insulative material, conformally filling the first and second isolation trenches and extending continuously therebetween and above the oxide layer (340) in contact with the first and second spacers (356) of the respective first and second isolation structures, wherein filling is performed

Art Unit: 2814

by depositing the conformal second layer (364), and the depositing is carried out to the extent of filling each isolation trench and extending over the spaces (356) and the first layer (344); and

planarizing the conformal second layer (364) and the first and second spacers (356) of the respective first and second isolation structures to form a planar upper surface from the conformal second layer (364) and the first and second spacers (356) of respective first and second isolation structures, and being situated above the oxide layer, wherein planarizing is performed directly on the top surface of the conformal second layer (364) in the absence of making the conformal layer over each of the isolation trenches, wherein the microelectronic structure is defined at least in part by the active area, the conformal second layer (364), and the first and second isolation trenches. (See Figs. 3A-M).

With respect to the rounding of the top edges of the isolation trench, a similar reason as that of claim 35 is also applied here.

Response to Arguments

9. Applicant's arguments filed July 18, 2006 have been fully considered but they are not persuasive.

Claim Rejection Under 35 U.S.C. 112, first and second paragraph:

Claims 9, 10, 12 and 13 claiming the removal of the first dielectric layer. However, the claimed ratio belong to the planarization of the conformal layer. See page 14.

Rejection under 35 U.S.C. 103(a)

Art Unit: 2814


From Fig. 3L, the upper surface contour is established, therefore, the planarization of Omid-Zohoor is **directly and without** a mask and **single step** and **from the top surface**.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Anh D. Mai whose telephone number is (571) 272-1710. The examiner can normally be reached on 8:00AM-5:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael Fahmy can be reached on (571) 272-1705. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.



ANH D. MAI
PRIMARY EXAMINER